abdelazeem201 / Cadence-RTL-to-GDSII-Flow

In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.

Date Created 2023-01-08 (2 years ago)
Commits 49 (last one about a year ago)
Stargazers 51 (3 this week)
Watchers 1 (0 this week)
Forks 12
License mit
Ranking

RepositoryStats indexes 632,768 repositories, of these abdelazeem201/Cadence-RTL-to-GDSII-Flow is ranked #484,642 (23rd percentile) for total stargazers, and #556,814 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #440/618.

Star History

Github stargazers over time

60605050404030302020101000Feb '23Feb '23Apr '23Apr '23Jun '23Jun '23Aug '23Aug '23Oct '23Oct '23Dec '23Dec '23Feb '24Feb '24Apr '24Apr '24Jun '24Jun '24Aug '24Aug '24Oct '24Oct '24Dec '24Dec '24Feb '25Feb '25

Watcher History

Github watchers over time, collection started in '23

22221111110000Nov '24Nov '2415 Nov15 NovDec '24Dec '2415 Dec15 DecJan '25Jan '2515 Jan15 JanFeb '25Feb '2515 Feb15 FebMar '25Mar '2515 Mar15 Mar

Recent Commit History

49 commits on the default branch (main) since jan '22

5050454540403535303025252020151510105500Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (main) per year

1111110.50.500000020242024

Issue History

No issues have been posted

Languages

The primary language is Verilog but there's also others...

VerilogVerilogCoqCoqTclTclIoIoShellShellStataStataTypeScriptTypeScript

updated: 2025-03-27 @ 08:23pm, id: 586590591 / R_kgDOIvapfw