Statistics for language Verilog
RepositoryStats tracks 616,836 Github repositories, of these 601 are reported to use a primary language of Verilog.
Most starred repositories for language Verilog (view more)
Trending repositories for language Verilog (view more)
The last Pcileech DMA CFW guide you will ever need. Sponsored by DMAPolice.com
FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software
An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-speed...
The last Pcileech DMA CFW guide you will ever need. Sponsored by DMAPolice.com
tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.
Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline version. 一个Verilog定点数库,提供算术运算、与浮点数的互相转换,包含单周期和流水线两种实现。
FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.
The last Pcileech DMA CFW guide you will ever need. Sponsored by DMAPolice.com
This repository houses the ModRetro Chromatic's FPGA design files.
FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software
FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.
pcileech-fpga with audio card emulation (Creative SB Recon3D PCIe Audio Controller)
Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.
The last Pcileech DMA CFW guide you will ever need. Sponsored by DMAPolice.com
Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
pcileech-fpga with wireless card emulation (D-Link DWA-556 Xtreme N PCIe Desktop Adapter)
Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)