Statistics for topic fpga
RepositoryStats tracks 584,797 Github repositories, of these 478 are tagged with the fpga topic. The most common primary language for repositories using this topic is Verilog (141). Other languages include: Python (58), C++ (49), VHDL (46), C (43), SystemVerilog (32), Scala (14)
Stargazers over time for topic fpga
Most starred repositories for topic fpga (view more)
Trending repositories for topic fpga (view more)
John the Ripper jumbo - advanced offline password cracker, which supports hundreds of hash and cipher types, and runs on many operating systems, CPUs, GPUs, and even some FPGAs
A modern hardware definition language and toolchain based on Python
♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器，用于驱动BLDC/PMSM电机。
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
John the Ripper jumbo - advanced offline password cracker, which supports hundreds of hash and cipher types, and runs on many operating systems, CPUs, GPUs, and even some FPGAs
♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clock domains and time-shared design
John the Ripper jumbo - advanced offline password cracker, which supports hundreds of hash and cipher types, and runs on many operating systems, CPUs, GPUs, and even some FPGAs
Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.
Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door...
An open-source HDL register code generator fast enough to run in real time.
This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clock domains and time-shared design
A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
John the Ripper jumbo - advanced offline password cracker, which supports hundreds of hash and cipher types, and runs on many operating systems, CPUs, GPUs, and even some FPGAs
A Python library for converting images into FPGA-displayable pixel art.
A 3D FPGA GPU for real-time rasterization with a tile-based deferred rendering (TBDR) architecture, featuring transform & lighting (T&L), back-face culling, MSAA anti-aliasing, ordered dithering, etc.
Commodore C64 core for the Tang Nano 20K Primer 25K Mega 60k and Mega 138K Pro FPGA
A configurable and approachable tool for FPGA debugging and rapid prototyping.