chili-chips-ba / wireguard-fpga

Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!

Date Created 2024-07-13 (7 months ago)
Commits 195 (last one 2 days ago)
Stargazers 43 (1 this week)
Watchers 9 (0 this week)
Forks 0
License bsd-3-clause
Ranking

RepositoryStats indexes 616,225 repositories, of these chili-chips-ba/wireguard-fpga is ranked #519,033 (16th percentile) for total stargazers, and #227,424 for total watchers. Github reports the primary language for this repository as VHDL, for repositories using this language it is ranked #161/194.

chili-chips-ba/wireguard-fpga is also tagged with popular topics, for these it's ranked: embedded (#631/691),  vpn (#563/639),  fpga (#448/503),  verilog (#267/299),  wireguard (#245/288),  risc-v (#234/271)

Other Information

chili-chips-ba/wireguard-fpga has Github issues enabled, there are 12 open issues and 1 closed issue.

Homepage URL: https://nlnet.nl/project/KlusterLab-Wireguard

Star History

Github stargazers over time

454540403535303025252020151510105500Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25

Watcher History

Github watchers over time, collection started in '23

99998888887777Oct '24Oct '2415 Oct15 OctNov '24Nov '2415 Nov15 NovDec '24Dec '2415 Dec15 DecJan '25Jan '2515 Jan15 JanFeb '25Feb '2515 Feb15 Feb

Recent Commit History

195 commits on the default branch (main) since jan '22

200200180180160160140140120120100100808060604040202000Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25

Yearly Commits

Commits to the default branch (main) per year

14014012012010010080806060404020200020242024

Issue History

Total Issues
Open Issues
Closed Issues
141412121010886644220015 Nov15 NovDec '24Dec '2415 Dec15 DecJan '25Jan '2515 Jan15 JanFeb '25Feb '2515 Feb15 Feb

Languages

The primary language is VHDL but there's also others...

VHDLVHDLVerilogVerilogSystemVerilogSystemVerilogVVCoqCoqShellShellC++C++OtherOtherTclTclCCAssemblyAssembly

updated: 2025-02-16 @ 10:20pm, id: 828348416 / R_kgDOMV-YAA