karimmahmoud22 / SystemVerilog-For-Verification

This repository has no description...

Date Created 2024-02-05 (about a year ago)
Commits 44 (last one 11 months ago)
Stargazers 27 (0 this week)
Watchers 2 (0 this week)
Forks 3
License mit
Ranking

RepositoryStats indexes 631,885 repositories, of these karimmahmoud22/SystemVerilog-For-Verification is ranked #614,328 (3rd percentile) for total stargazers, and #481,103 for total watchers. Github reports the primary language for this repository as SystemVerilog, for repositories using this language it is ranked #191/195.

Star History

Github stargazers over time

303025252020151510105500Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25Mar '25Mar '25

Watcher History

Github watchers over time, collection started in '23

3333222222111116 Feb16 Feb24 Feb24 FebMar '25Mar '2508 Mar08 Mar16 Mar16 Mar24 Mar24 Mar

Recent Commit History

44 commits on the default branch (main) since jan '22

454540403535303025252020151510105500Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25Mar '25Mar '25

Yearly Commits

Commits to the default branch (main) per year

45454040353530302525202015151010550020242024

Issue History

No issues have been posted

Languages

The only known language in this repository is SystemVerilog

SystemVerilogSystemVerilog

updated: 2025-03-18 @ 04:28am, id: 753227913 / R_kgDOLOVYiQ