li3tuo4 / rc-fpga-zcu

Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)

Date Created 2019-01-08 (6 years ago)
Commits 272 (last one about a year ago)
Stargazers 58 (0 this week)
Watchers 3 (0 this week)
Forks 17
License other
Ranking

RepositoryStats indexes 618,350 repositories, of these li3tuo4/rc-fpga-zcu is ranked #437,288 (29th percentile) for total stargazers, and #434,053 for total watchers. Github reports the primary language for this repository as Tcl, for repositories using this language it is ranked #98/135.

li3tuo4/rc-fpga-zcu is also tagged with popular topics, for these it's ranked: risc-v (#194/271)

Other Information

li3tuo4/rc-fpga-zcu has Github issues enabled, there are 5 open issues and 11 closed issues.

Star History

Github stargazers over time

60605050404030302020101000202020202021202120222022202320232024202420252025

Watcher History

Github watchers over time, collection started in '23

44443333332222Sep '23Sep '23Oct '23Oct '23Nov '23Nov '23Dec '23Dec '2320242024Feb '24Feb '24Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25Mar '25Mar '25

Recent Commit History

1 commits on the default branch (publish) since jan '22

1111110.50.5000000Apr '23Apr '23May '23May '23Jul '23Jul '23Aug '23Aug '23Oct '23Oct '23Nov '23Nov '2320242024Feb '24Feb '24Apr '24Apr '24May '24May '24Jul '24Jul '24Aug '24Aug '24Oct '24Oct '24Nov '24Nov '2420252025Feb '25Feb '25

Yearly Commits

Commits to the default branch (publish) per year

252520201515101055002019201920202020202120212022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
16161414121210108866442200202020202021202120222022202320232024202420252025

Languages

The primary language is Tcl but there's also others...

TclTclScalaScalaVerilogVerilogC++C++CCSystemVerilogSystemVerilogShellShellMakefileMakefile

updated: 2025-02-01 @ 03:27am, id: 164576131 / R_kgDOCc87gw