opengateware / openFPGA-Genesis

FPGA implementation of Sega Genesis for Analogue Pocket.

Date Created 2022-09-21 (2 years ago)
Commits 47 (last one 2 years ago)
Stargazers 124 (0 this week)
Watchers 10 (0 this week)
Forks 6
License unknown
Ranking

RepositoryStats indexes 619,742 repositories, of these opengateware/openFPGA-Genesis is ranked #260,978 (58th percentile) for total stargazers, and #209,728 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #195/602.

Other Information

opengateware/openFPGA-Genesis has 1 open pull request on Github, 7 pull requests have been merged over the lifetime of the repository.

Github issues are enabled, there are 18 open issues and 3 closed issues.

Star History

Github stargazers over time

14014012012010010080806060404020200020232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Watcher History

Github watchers over time, collection started in '23

10109.59.5998.58.5887.57.5776.56.56620232023Feb '23Feb '23Apr '23Apr '23Jun '23Jun '23Aug '23Aug '23Oct '23Oct '23Dec '23Dec '23Feb '24Feb '24Apr '24Apr '24Jun '24Jun '24Aug '24Aug '24Oct '24Oct '24Dec '24Dec '24Feb '25Feb '25

Recent Commit History

47 commits on the default branch (main) since jan '22

505045454040353530302525202015151010550020232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (main) per year

50504545404035353030252520201515101055002022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
2525202015151010550020232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Languages

The primary language is Verilog but there's also others...

VerilogVerilogSystemVerilogSystemVerilogVHDLVHDLTclTclShellShellPythonPythonBatchfileBatchfileFortranFortran

updated: 2024-12-26 @ 05:27pm, id: 539269902 / R_kgDOICSbDg