pulp-platform / tech_cells_generic

Technology dependent cells instantiated in the design for generic process (simulation, FPGA)

pulp-platform
pulp-platform
Date Created 2018-01-24 (7 years ago)
Commits 72 (last one about a year ago)
Stargazers 52 (1 this week)
Watchers 7 (0 this week)
Forks 29
License other
Ranking

RepositoryStats indexes 641,700 repositories, of these pulp-platform/tech_cells_generic is ranked #483,591 (25th percentile) for total stargazers, and #263,230 for total watchers. Github reports the primary language for this repository as SystemVerilog, for repositories using this language it is ranked #143/202.

Other Information

pulp-platform/tech_cells_generic has 5 open pull requests on Github, 18 pull requests have been merged over the lifetime of the repository.

Github issues are enabled, there is 1 open issue and 2 closed issues.

There have been 12 releases, the latest one was published on 2023-09-19 (about a year ago) with the name v0.2.13.

Star History

Github stargazers over time

606050504040303020201010002021202120222022202320232024202420252025

Watcher History

Github watchers over time, collection started in '23

8888777777666613 Apr13 Apr14 Apr14 Apr15 Apr15 Apr16 Apr16 Apr17 Apr17 Apr18 Apr18 Apr19 Apr19 Apr20 Apr20 Apr21 Apr21 Apr22 Apr22 Apr23 Apr23 Apr

Recent Commit History

13 commits on the default branch (master) since jan '22

1414121210108866442200Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (master) per year

303025252020151510105500201820182019201920202020202120212022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
332.52.5221.51.5110.50.50020222022Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Languages

The primary language is SystemVerilog but there's also others...

SystemVerilogSystemVerilogShellShellTclTcl

updated: 2025-04-20 @ 08:14pm, id: 118764920 / R_kgDOBxQ1eA