rsnikhil / Learn_Bluespec_and_RISCV_Design

Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)

rsnikhil
rsnikhil
Date Created 2024-02-27 (10 months ago)
Commits 61 (last one 3 months ago)
Stargazers 56 (0 this week)
Watchers 7 (0 this week)
Forks 7
License mit
Ranking

RepositoryStats indexes 599,932 repositories, of these rsnikhil/Learn_Bluespec_and_RISCV_Design is ranked #437,534 (27th percentile) for total stargazers, and #272,365 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #369/568.

Other Information

rsnikhil/Learn_Bluespec_and_RISCV_Design has Github issues enabled, there are 3 open issues and 1 closed issue.

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

61 commits on the default branch (main) since jan '22

Yearly Commits

Commits to the default branch (main) per year

Issue History

Languages

The primary language is Verilog but there's also others...

updated: 2025-01-02 @ 01:39pm, id: 764279415 / R_kgDOLY36dw