zero-day-labs / riscv-iommu

IOMMU IP compliant with the RISC-V IOMMU Specification v1.0

Date Created 2023-04-07 (2 years ago)
Commits 140 (last one 8 months ago)
Stargazers 91 (0 this week)
Watchers 5 (0 this week)
Forks 21
License apache-2.0
Ranking

RepositoryStats indexes 642,855 repositories, of these zero-day-labs/riscv-iommu is ranked #330,707 (49th percentile) for total stargazers, and #326,855 for total watchers. Github reports the primary language for this repository as SystemVerilog, for repositories using this language it is ranked #91/202.

Other Information

zero-day-labs/riscv-iommu has 1 open pull request on Github, 9 pull requests have been merged over the lifetime of the repository.

Github issues are enabled, there are 15 open issues and 14 closed issues.

Star History

Github stargazers over time

10010090908080707060605050404030302020101000Jul '23Jul '23Aug '23Aug '23Sep '23Sep '23Oct '23Oct '23Nov '23Nov '2320242024Feb '24Feb '24Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '2420252025Feb '25Feb '25Apr '25Apr '25

Watcher History

Github watchers over time, collection started in '23

6666665.55.5555555Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25Mar '25Mar '25Apr '25Apr '25

Recent Commit History

140 commits on the default branch (main) since jan '22

14014012012010010080806060404020200020232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (main) per year

45454040353530302525202015151010550020242024

Issue History

Total Issues
Open Issues
Closed Issues
303025252020151510105500Jul '23Jul '23Aug '23Aug '23Sep '23Sep '23Oct '23Oct '23Nov '23Nov '2320242024Feb '24Feb '24Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '2420252025Feb '25Feb '25Apr '25Apr '25

Languages

The primary language is SystemVerilog but there's also others...

SystemVerilogSystemVerilogMakefileMakefile

updated: 2025-04-19 @ 11:28am, id: 624849334 / R_kgDOJT5xtg