apfelaudio / verilog-vcvrack

An example of simulating Verilog / FPGA gateware inside a VCV Rack plugin.

Date Created 2023-01-15 (2 years ago)
Commits 9 (last one 10 months ago)
Stargazers 37 (0 this week)
Watchers 1 (0 this week)
Forks 3
License unknown
Ranking

RepositoryStats indexes 610,149 repositories, of these apfaudio/verilog-vcvrack is ranked #546,295 (10th percentile) for total stargazers, and #552,689 for total watchers. Github reports the primary language for this repository as C++, for repositories using this language it is ranked #29,860/32,653.

apfaudio/verilog-vcvrack is also tagged with popular topics, for these it's ranked: fpga (#472/498),  verilog (#277/297)

Star History

Github stargazers over time

40403535303025252020151510105500Feb '23Feb '23Apr '23Apr '23Jun '23Jun '23Aug '23Aug '23Oct '23Oct '23Nov '23Nov '2320242024Feb '24Feb '24Apr '24Apr '24Jun '24Jun '24Aug '24Aug '24Oct '24Oct '24Nov '24Nov '2420252025

Watcher History

Github watchers over time, collection started in '23

22221111110000Apr '23Apr '23May '23May '23Jun '23Jun '23Jul '23Jul '23Aug '23Aug '23Sep '23Sep '23Oct '23Oct '23Nov '23Nov '23Dec '23Dec '2320242024Feb '24Feb '24Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025

Recent Commit History

9 commits on the default branch (master) since jan '22

99887766554433221100Feb '23Feb '23Apr '23Apr '23Jun '23Jun '23Aug '23Aug '23Oct '23Oct '23Nov '23Nov '2320242024Feb '24Feb '24Apr '24Apr '24Jun '24Jun '24Aug '24Aug '24Oct '24Oct '24Nov '24Nov '2420252025

Yearly Commits

Commits to the default branch (master) per year

1111110.50.500000020242024

Issue History

Total Issues
Open Issues
Closed Issues
22221111110000May '23May '23Jun '23Jun '23Jul '23Jul '23Aug '23Aug '23Sep '23Sep '23Oct '23Oct '23Nov '23Nov '23Dec '23Dec '2320242024Feb '24Feb '24Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25

Languages

The primary language is C++ but there's also others...

C++C++SystemVerilogSystemVerilogMakefileMakefile

updated: 2024-12-10 @ 05:15am, id: 589355832 / R_kgDOIyDbOA