esynr3z / proto245

🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)

esynr3z
esynr3z
Date Created 2021-07-16 (3 years ago)
Commits 31 (last one 3 years ago)
Stargazers 40 (0 this week)
Watchers 3 (0 this week)
Forks 8
License mit
Ranking

RepositoryStats indexes 632,894 repositories, of these esynr3z/proto245 is ranked #546,147 (14th percentile) for total stargazers, and #417,466 for total watchers. Github reports the primary language for this repository as SystemVerilog, for repositories using this language it is ranked #161/195.

Other Information

esynr3z/proto245 has Github issues enabled, there is 1 open issue and 1 closed issue.

Homepage URL: https://positive-slack.github.io/blog/2021-07-16-ftdi-ft245

Star History

Github stargazers over time

4040353530302525202015151010550020222022Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Watcher History

Github watchers over time, collection started in '23

4444443.53.533333315 Dec15 DecJan '25Jan '2515 Jan15 JanFeb '25Feb '2515 Feb15 FebMar '25Mar '2515 Mar15 Mar

Recent Commit History

0 commits on the default branch (master) since jan '22

Inactive

No recent commits to this repository

Yearly Commits

Commits to the default branch (master) per year

3535303025252020151510105500202120212022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
2222111111000020232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Languages

The primary language is SystemVerilog but there's also others...

SystemVerilogSystemVerilogPythonPython

updated: 2025-03-26 @ 08:37am, id: 386700227 / R_kgDOFwyTww