LCAI-TIHU / HW

LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peripherals.

Date Created 2022-11-07 (2 years ago)
Commits 29 (last one 2 years ago)
Stargazers 36 (0 this week)
Watchers 2 (0 this week)
Forks 7
License apache-2.0
Ranking

RepositoryStats indexes 631,885 repositories, of these LCAI-TIHU/HW is ranked #567,752 (10th percentile) for total stargazers, and #481,103 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #549/617.

LCAI-TIHU/HW is also tagged with popular topics, for these it's ranked: riscv (#168/181)

Star History

Github stargazers over time

4040353530302525202015151010550020232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Watcher History

Github watchers over time, collection started in '23

33332222221111Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25Mar '25Mar '25

Recent Commit History

29 commits on the default branch (main) since jan '22

30302525202015151010550020232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (main) per year

3030252520201515101055002022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
1111110.50.5000000Nov '23Nov '23Dec '23Dec '2320242024Feb '24Feb '24Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25Mar '25Mar '25

Languages

The primary language is Verilog but there's also others...

VerilogVerilogSystemVerilogSystemVerilogCCC++C++TeXTeXTclTclStataStataVHDLVHDLOtherOtherRoffRoffMakefileMakefile

updated: 2025-03-19 @ 02:30am, id: 562685580 / R_kgDOIYnmjA