lvyufeng / step_into_mips

一步一步写MIPS CPU

lvyufeng
lvyufeng
Date Created 2018-01-21 (7 years ago)
Commits 5 (last one 3 years ago)
Stargazers 790 (-1 this week)
Watchers 17 (0 this week)
Forks 158
License mit
Ranking

RepositoryStats indexes 638,560 repositories, of these lvyufeng/step_into_mips is ranked #66,824 (90th percentile) for total stargazers, and #127,437 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #31/630.

lvyufeng/step_into_mips is also tagged with popular topics, for these it's ranked: verilog (#35/313)

Other Information

lvyufeng/step_into_mips has Github issues enabled, there are 2 open issues and 0 closed issues.

All Topics
nscscc verilog mips-cpu

Star History

Github stargazers over time

8008007007006006005005004004003003002002001001000020192019202020202021202120222022202320232024202420252025

Watcher History

Github watchers over time, collection started in '23

181817.517.5171716.516.5161615.515.5151520232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Recent Commit History

0 commits on the default branch (master) since jan '22

Inactive

No recent commits to this repository

Yearly Commits

Commits to the default branch (master) per year

22221111110000201820182019201920202020202120212022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
332.52.5221.51.5110.50.500Jul '21Jul '2120222022Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Languages

The only known language in this repository is Verilog

VerilogVerilog

updated: 2025-04-10 @ 08:19am, id: 118303050 / R_kgDOBw0pSg