manili / VSDBabySoC

VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.

Date Created 2021-08-05 (3 years ago)
Commits 114 (last one 3 years ago)
Stargazers 37 (0 this week)
Watchers 7 (0 this week)
Forks 12
License apache-2.0
Ranking

RepositoryStats indexes 617,578 repositories, of these manili/VSDBabySoC is ranked #551,857 (11th percentile) for total stargazers, and #274,048 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #524/601.

manili/VSDBabySoC is also tagged with popular topics, for these it's ranked: risc-v (#250/271)

Star History

Github stargazers over time

4040353530302525202015151010550020222022Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Watcher History

Github watchers over time, collection started in '23

8888777777666610 Dec10 Dec20 Dec20 DecJan '25Jan '2510 Jan10 Jan20 Jan20 JanFeb '25Feb '2510 Feb10 Feb20 Feb20 Feb

Recent Commit History

2 commits on the default branch (main) since jan '22

22221111110000Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (main) per year

120120100100808060604040202000202120212022202220242024

Issue History

No issues have been posted

Languages

The primary language is Verilog but there's also others...

VerilogVerilogSystemVerilogSystemVerilogMakefileMakefilePerlPerlTclTcl

updated: 2025-02-04 @ 11:25pm, id: 392935370 / R_kgDOF2u3yg