manili / VSDBabySoC

VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.

Date Created 2021-08-05 (3 years ago)
Commits 114 (last one 2 years ago)
Stargazers 35 (0 this week)
Watchers 7 (0 this week)
Forks 11
License apache-2.0
Ranking

RepositoryStats indexes 598,436 repositories, of these manili/VSDBabySoC is ranked #548,063 (8th percentile) for total stargazers, and #272,132 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #509/565.

manili/VSDBabySoC is also tagged with popular topics, for these it's ranked: risc-v (#250/271)

Star History

Github stargazers over time

353530302525202015151010550020222022Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '24

Watcher History

Github watchers over time, collection started in '23

8888777777666604 Dec04 Dec06 Dec06 Dec08 Dec08 Dec10 Dec10 Dec12 Dec12 Dec14 Dec14 Dec16 Dec16 Dec18 Dec18 Dec20 Dec20 Dec22 Dec22 Dec24 Dec24 Dec26 Dec26 Dec28 Dec28 Dec30 Dec30 Dec

Recent Commit History

2 commits on the default branch (main) since jan '22

22221111110000Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '24

Yearly Commits

Commits to the default branch (main) per year

120120100100808060604040202000202120212022202220242024

Issue History

No issues have been posted

Languages

The primary language is Verilog but there's also others...

VerilogVerilogSystemVerilogSystemVerilogMakefileMakefilePerlPerlTclTcl

updated: 2024-12-03 @ 07:54pm, id: 392935370 / R_kgDOF2u3yg