shariethernet / Physical-Design-with-OpenLANE-using-SKY130-PDK

This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In this project, a PicoRV32a SoC is taken and then the RTL to GDSII Flow is implemented with Openlane using Skywater130nm PDK. Custom-designed standard cells with Sky130 PDK are also used in the flow. Timing Optimisations are carried out. Slack violations are removed. DRC is verified

shariethernet
shariethernet
Date Created 2021-06-29 (3 years ago)
Commits 56 (last one 3 years ago)
Stargazers 44 (0 this week)
Watchers 2 (0 this week)
Forks 7
License unknown
Ranking

RepositoryStats indexes 624,936 repositories, of these shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK is ranked #519,439 (17th percentile) for total stargazers, and #477,697 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #481/609.

shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK is also tagged with popular topics, for these it's ranked: risc-v (#235/276)

Star History

Github stargazers over time

45454040353530302525202015151010550020222022Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Watcher History

Github watchers over time, collection started in '23

2222221.51.5111111Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25Mar '25Mar '25

Recent Commit History

0 commits on the default branch (main) since jan '22

Inactive

No recent commits to this repository

Yearly Commits

Commits to the default branch (main) per year

60605050404030302020101000202120212022202220242024

Issue History

No issues have been posted

Languages

The primary language is Verilog but there's also others...

VerilogVerilogTclTcl

updated: 2025-03-07 @ 02:14pm, id: 381450472 / R_kgDOFrx46A