stillwater-sc / RISC-V-TensorCore
Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
RepositoryStats indexes 589,134 repositories, of these stillwater-sc/RISC-V-TensorCore is ranked #476,356 (19th percentile) for total stargazers, and #333,644 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #411/549.
Star History
Github stargazers over time
Watcher History
Github watchers over time, collection started in '23
Recent Commit History
0 commits on the default branch (main) since jan '22
No recent commits to this repository
Yearly Commits
Commits to the default branch (main) per year
Issue History
No issues have been posted
Languages
The primary language is Verilog but there's also others...
updated: 2024-12-03 @ 07:28am, id: 380509965 / R_kgDOFq4fDQ