2 results found Sort:
A 256-RISC-V-core system with low-latency access into shared L1 memory.
Created
2019-11-21
1,511 commits to main branch, last one 9 days ago
Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore designs
Created
2023-06-23
35 commits to main branch, last one 3 days ago