abdelazeem201 / ASIC-Design-Roadmap
The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.
RepositoryStats indexes 535,551 repositories, of these abdelazeem201/ASIC-Design-Roadmap is ranked #189,134 (65th percentile) for total stargazers, and #259,130 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #117/461.
Star History
Github stargazers over time
Watcher History
Github watchers over time, collection started in '23
Recent Commit History
63 commits on the default branch (main) since jan '22
Yearly Commits
Commits to the default branch (main) per year
Issue History
No issues have been posted
Languages
The primary language is Verilog but there's also others...
updated: 2024-07-03 @ 01:18pm, id: 342916296 / R_kgDOFHB8yA