abdelazeem201 / ASIC-Design-Roadmap

The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.

abdelazeem201
abdelazeem201
Date Created 2021-02-27 (3 years ago)
Commits 87 (last one 4 months ago)
Stargazers 292 (2 this week)
Watchers 8 (0 this week)
Forks 40
License mit
Ranking

RepositoryStats indexes 609,392 repositories, of these abdelazeem201/ASIC-Design-Roadmap is ranked #139,409 (77th percentile) for total stargazers, and #247,947 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #78/592.

abdelazeem201/ASIC-Design-Roadmap is also tagged with popular topics, for these it's ranked: awesome (#1,481/2951),  awesome-list (#1,434/2919),  fpga (#114/498),  hardware (#131/464),  verilog (#76/297)

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

67 commits on the default branch (main) since jan '22

Yearly Commits

Commits to the default branch (main) per year

Issue History

No issues have been posted

Languages

The primary language is Verilog but there's also others...

updated: 2025-02-01 @ 04:11pm, id: 342916296 / R_kgDOFHB8yA