ben-marshall / verilog-vcd-parser

A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.

Date Created 2018-02-19 (6 years ago)

Commits 72 (last one 2 years ago)

Stargazers 85 (0 this week)

Watchers 6 (0 this week)

Forks 32

License mit

Ranking

RepositoryStats indexes 534,880 repositories, of these ben-marshall/verilog-vcd-parser is ranked #303,313 (43rd percentile) for total stargazers, and #285,507 for total watchers. Github reports the primary language for this repository as C++, for repositories using this language it is ranked #16,972/28,724.

ben-marshall/verilog-vcd-parser is also tagged with popular topics, for these it's ranked: parser (#757/1134), simulation (#555/919), verilog (#159/257)

Other Information

ben-marshall/verilog-vcd-parser has 1 open pull request on Github, 9 pull requests have been merged over the lifetime of the repository.

Github issues are enabled, there are 5 open issues and 1 closed issue.

All Topics

vcd vhdl trace parser verilog simulation systemverilog

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

2 commits on the default branch (master) since jan '22

Yearly Commits

Commits to the default branch (master) per year

Issue History

Languages

The primary language is C++ but there's also others...

updated: 2024-07-01 @ 10:53am, id: 122072462 / R_kgDOB0atjg