hrvach / fpg1

FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console.

Date Created 2018-12-13 (6 years ago)
Commits 16 (last one 2 years ago)
Stargazers 190 (0 this week)
Watchers 12 (0 this week)
Forks 16
License mit
Ranking

RepositoryStats indexes 617,630 repositories, of these hrvach/fpg1 is ranked #192,072 (69th percentile) for total stargazers, and #180,254 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #123/601.

hrvach/fpg1 is also tagged with popular topics, for these it's ranked: emulator (#291/662),  fpga (#161/503),  verilog (#102/299),  retrocomputing (#48/144)

Star History

Github stargazers over time

20020018018016016014014012012010010080806060404020200020192019202020202021202120222022202320232024202420252025

Watcher History

Github watchers over time, collection started in '23

121212121111111111111010101020232023Feb '23Feb '23Apr '23Apr '23Jun '23Jun '23Aug '23Aug '23Oct '23Oct '23Dec '23Dec '23Feb '24Feb '24Apr '24Apr '24Jun '24Jun '24Aug '24Aug '24Oct '24Oct '24Dec '24Dec '24Feb '25Feb '25

Recent Commit History

7 commits on the default branch (master) since jan '22

7766554433221100Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (master) per year

7766554433221100201820182019201920202020202120212022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
22221111110000202020202021202120222022202320232024202420252025

Languages

The primary language is Verilog but there's also others...

VerilogVerilogVHDLVHDLSystemVerilogSystemVerilogAssemblyAssemblyTclTclShellShell
Opengraph Image
hrvach/fpg1

updated: 2024-12-25 @ 10:49am, id: 161706166 / R_kgDOCaNwtg