LeiWang1999 / ZYNQ-NVDLA

NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.

Date Created 2021-04-23 (3 years ago)

Commits 86 (last one about a year ago)

Stargazers 301 (0 this week)

Watchers 8 (0 this week)

Forks 62

License unknown

Ranking

RepositoryStats indexes 564,918 repositories, of these LeiWang1999/ZYNQ-NVDLA is ranked #129,782 (77th percentile) for total stargazers, and #241,459 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #72/504.

LeiWang1999/ZYNQ-NVDLA is also tagged with popular topics, for these it's ranked: fpga (#103/461), verilog (#71/271)

Other Information

LeiWang1999/ZYNQ-NVDLA has Github issues enabled, there are 4 open issues and 24 closed issues.

There have been 1 release, the latest one was published on 2023-12-27 (9 months ago) with the name ZYNQ-NVDLA First Release.

All Topics

fpga zynq nvdla verilog yolox-nano

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

2 commits on the default branch (master) since jan '22

Yearly Commits

Commits to the default branch (master) per year

Issue History

Languages

The primary language is Verilog but there's also others...

updated: 2024-09-25 @ 08:23am, id: 360813256 / R_kgDOFYGSyA