1 result found Sort:
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in ...
Created
2019-12-13
2,177 commits to master branch, last one 8 days ago