chipsalliance / Surelog

SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX

Date Created 2019-10-30 (5 years ago)

Commits 6,541 (last one about a month ago)

Stargazers 362 (0 this week)

Watchers 26 (0 this week)

Forks 69

License apache-2.0

Ranking

RepositoryStats indexes 579,238 repositories, of these chipsalliance/Surelog is ranked #114,519 (80th percentile) for total stargazers, and #84,508 for total watchers. Github reports the primary language for this repository as C++, for repositories using this language it is ranked #6,391/31,015.

chipsalliance/Surelog is also tagged with popular topics, for these it's ranked: parser (#294/1189), linter (#178/454), verilog (#64/279)

Other Information

chipsalliance/Surelog has Github issues enabled, there are 51 open issues and 867 closed issues.

All Topics

uvm vpi antlr linter parser verilog vpi-api parser-ast python-api elaboration preprocessor vpi-standard systemverilog antlr4-grammar

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

2,594 commits on the default branch (master) since jan '22

Yearly Commits

Commits to the default branch (master) per year

Issue History

Languages

The primary language is C++ but there's also others...

updated: 2024-11-05 @ 06:24am, id: 218417034 / R_kgDODQTHig