davemuscle / sigma_delta_converters

Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components

Date Created 2022-01-24 (2 years ago)

Commits 112 (last one 2 years ago)

Stargazers 58 (0 this week)

Watchers 7 (0 this week)

Forks 10

License unknown

Ranking

RepositoryStats indexes 595,856 repositories, of these davemuscle/sigma_delta_converters is ranked #425,202 (29th percentile) for total stargazers, and #271,583 for total watchers. Github reports the primary language for this repository as SystemVerilog, for repositories using this language it is ranked #123/178.

davemuscle/sigma_delta_converters is also tagged with popular topics, for these it's ranked: fpga (#370/488)

Other Information

davemuscle/sigma_delta_converters has Github issues enabled, there is 1 open issue and 1 closed issue.

There have been 1 release, the latest one was published on 2022-02-24 (2 years ago) with the name v1.0.0.

Homepage URL: http://davemuscle.com

All Topics

adc dac pwm fpga max10 quarkus decimation comb-filter sigma-delta systemverilog sigma-delta-modulation

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

112 commits on the default branch (master) since jan '22

Yearly Commits

Commits to the default branch (master) per year

Issue History

Languages

The primary language is SystemVerilog but there's also others...

updated: 2024-12-08 @ 12:06am, id: 451284823 / R_kgDOGuYPVw