FPGAwars / apio

:seedling: Open source ecosystem for open FPGA boards

Date Created 2016-02-09 (9 years ago)
Commits 2,355 (last one 3 days ago)
Stargazers 818 (0 this week)
Watchers 37 (0 this week)
Forks 142
License gpl-2.0
Ranking

RepositoryStats indexes 616,861 repositories, of these FPGAwars/apio is ranked #63,318 (90th percentile) for total stargazers, and #58,804 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #28/601.

FPGAwars/apio is also tagged with popular topics, for these it's ranked: python (#3,454/22961),  cli (#742/4315),  fpga (#47/503),  verilog (#32/299)

Other Information

FPGAwars/apio has Github issues enabled, there are 35 open issues and 257 closed issues.

There have been 25 releases, the latest one was published on 2024-06-14 (8 months ago) with the name v0.9.5.

Homepage URL: https://github.com/FPGAwars/apio/wiki

Star History

Github stargazers over time

90090080080070070060060050050040040030030020020010010000201720172018201820192019202020202021202120222022202320232024202420252025

Watcher History

Github watchers over time, collection started in '23

414140.540.5404039.539.5393938.538.5383837.537.5373720232023Feb '23Feb '23Apr '23Apr '23Jun '23Jun '23Aug '23Aug '23Oct '23Oct '23Dec '23Dec '23Feb '24Feb '24Apr '24Apr '24Jun '24Jun '24Aug '24Aug '24Oct '24Oct '24Dec '24Dec '24Feb '25Feb '25

Recent Commit History

1,355 commits on the default branch (develop) since jan '22

1.4k1.4k1.2k1.2k1k1k80080060060040040020020000Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (develop) per year

900900800800700700600600500500400400300300200200100100002016201620172017201820182019201920202020202120212022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
300300250250200200150150100100505000201720172018201820192019202020202021202120222022202320232024202420252025

Languages

The primary language is Verilog but there's also others...

VerilogVerilogPythonPythonSystemVerilogSystemVerilogMakefileMakefileShellShell
Opengraph Image
FPGAwars/apio

updated: 2025-02-16 @ 11:54pm, id: 51361989 / R_kgDOAw-4xQ