Hamid-R-Tanhaei / ZYNQ_ADC_DMA_LWIP

Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP

Date Created 2021-06-23 (3 years ago)
Commits 1 (last one 3 years ago)
Stargazers 42 (0 this week)
Watchers 1 (0 this week)
Forks 19
License unknown
Ranking

RepositoryStats indexes 618,350 repositories, of these Hamid-R-Tanhaei/ZYNQ_ADC_DMA_LWIP is ranked #525,689 (15th percentile) for total stargazers, and #558,147 for total watchers. Github reports the primary language for this repository as VHDL, for repositories using this language it is ranked #167/196.

Hamid-R-Tanhaei/ZYNQ_ADC_DMA_LWIP is also tagged with popular topics, for these it's ranked: java (#7,257/7899)

Other Information

There have been 1 release, the latest one was published on 2021-06-23 (3 years ago) with the name release v1.0.

Star History

Github stargazers over time

45454040353530302525202015151010550020222022Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Watcher History

Github watchers over time, collection started in '23

22221111110000Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25

Recent Commit History

0 commits on the default branch (main) since jan '22

Inactive

No recent commits to this repository

Yearly Commits

Commits to the default branch (main) per year

1111110.50.5000000202120212022202220242024

Issue History

No issues have been posted

Languages

The primary language is VHDL but there's also others...

VHDLVHDLHTMLHTMLVerilogVerilogCCC++C++AssemblyAssemblySystemVerilogSystemVerilogTclTclVVOtherOtherSuperColliderSuperCollider

updated: 2025-02-19 @ 07:52am, id: 379719088 / R_kgDOFqINsA