lauchinyuan / FPGA_QPSK-modem

A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA

lauchinyuan
lauchinyuan
Date Created 2023-04-15 (about a year ago)
Commits 45 (last one about a year ago)
Stargazers 129 (3 this week)
Watchers 3 (0 this week)
Forks 29
License unknown
Ranking

RepositoryStats indexes 632,768 repositories, of these lauchinyuan/FPGA_QPSK-modem is ranked #258,766 (59th percentile) for total stargazers, and #417,530 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #198/618.

lauchinyuan/FPGA_QPSK-modem is also tagged with popular topics, for these it's ranked: fpga (#224/515),  matlab (#137/388),  verilog (#138/308)

Other Information

lauchinyuan/FPGA_QPSK-modem has Github issues enabled, there are 3 open issues and 0 closed issues.

Star History

Github stargazers over time

140140120120100100808060604040202000Jun '23Jun '23Jul '23Jul '23Aug '23Aug '23Sep '23Sep '23Nov '23Nov '2320242024Feb '24Feb '24Mar '24Mar '24Apr '24Apr '24May '24May '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Nov '24Nov '2420252025Feb '25Feb '25Apr '25Apr '25

Watcher History

Github watchers over time, collection started in '23

33332222221111Dec '23Dec '2320242024Feb '24Feb '24Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25Mar '25Mar '25

Recent Commit History

45 commits on the default branch (master) since jan '22

454540403535303025252020151510105500May '23May '23Jul '23Jul '23Aug '23Aug '23Oct '23Oct '23Nov '23Nov '2320242024Feb '24Feb '24Apr '24Apr '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Oct '24Oct '24Nov '24Nov '2420252025Feb '25Feb '25

Yearly Commits

Commits to the default branch (master) per year

2222111111000020242024

Issue History

Total Issues
Open Issues
Closed Issues
332.52.5221.51.5110.50.500Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25Mar '25Mar '25

Languages

The primary language is Verilog but there's also others...

VerilogVerilogMATLABMATLABTclTcl

updated: 2025-03-28 @ 10:16am, id: 628217542 / R_kgDOJXHWxg