lucky-wfw / ARM_AMBA_Design

Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.

lucky-wfw
lucky-wfw
Date Created 2020-10-26 (4 years ago)
Commits 45 (last one 3 years ago)
Stargazers 113 (0 this week)
Watchers 3 (0 this week)
Forks 34
License gpl-3.0
Ranking

RepositoryStats indexes 595,856 repositories, of these lucky-wfw/ARM_AMBA_Design is ranked #271,033 (55th percentile) for total stargazers, and #427,587 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #211/563.

lucky-wfw/ARM_AMBA_Design is also tagged with popular topics, for these it's ranked: arm (#272/446),  verilog (#142/289)

Other Information

lucky-wfw/ARM_AMBA_Design has Github issues enabled, there are 2 open issues and 2 closed issues.

All Topics
ahb apb arm axi amba verilog

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

0 commits on the default branch (main) since jan '22

Inactive

No recent commits to this repository

Yearly Commits

Commits to the default branch (main) per year

Issue History

Languages

The only known language in this repository is Verilog

updated: 2024-12-16 @ 12:36pm, id: 307337830 / R_kgDOElGaZg