OSVVM / AXI4

AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream transmitter and receiver verification components

Date Created 2018-03-17 (7 years ago)
Commits 673 (last one about a month ago)
Stargazers 134 (0 this week)
Watchers 10 (0 this week)
Forks 19
License other
Ranking

RepositoryStats indexes 634,548 repositories, of these OSVVM/AXI4 is ranked #251,253 (60th percentile) for total stargazers, and #201,159 for total watchers. Github reports the primary language for this repository as VHDL, for repositories using this language it is ranked #61/201.

OSVVM/AXI4 is also tagged with popular topics, for these it's ranked: simulation (#454/1075)

Other Information

OSVVM/AXI4 has Github issues enabled, there are 8 open issues and 12 closed issues.

Star History

Github stargazers over time

14014012012010010080806060404020200020192019202020202021202120222022202320232024202420252025

Watcher History

Github watchers over time, collection started in '23

11111111101010101010999920232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Recent Commit History

259 commits on the default branch (main) since jan '22

300300250250200200150150100100505000Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (main) per year

300300250250200200150150100100505000201820182019201920202020202120212022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
202018181616141412121010886644220020192019202020202021202120222022202320232024202420252025

Languages

The only known language in this repository is VHDL

VHDLVHDL

updated: 2025-03-27 @ 07:23pm, id: 125653139 / R_kgDOB31Qkw