sudhamshu091 / 32-Verilog-Mini-Projects

Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 754 Addition Subtraction, Floating Point IEEE 754 Division, Floating Point IEEE 754 Multiplication, Fraction Multiplier, High Radix Multiplier, I2C and SPI Protocols, LFSR and CFSR, Logarithm Implementation, Mealy and Moore State Machine Implementation of Sequence Detector, Modified Booth Algorithm, Pipelined Multiplier, Restoring and Non Restoring Division, Sequential Multiplier, Shift and Add Binary Multiplier, Traffic Light Controller, Universal_Shift_Register, BCD Adder, Dual Address RAM and Dual Address ROM

Date Created 2020-12-02 (3 years ago)
Commits 315 (last one about a year ago)
Stargazers 484 (1 this week)
Watchers 8 (0 this week)
Forks 95
License other
Ranking

RepositoryStats indexes 523,840 repositories, of these sudhamshu091/32-Verilog-Mini-Projects is ranked #86,993 (83rd percentile) for total stargazers, and #234,250 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #40/447.

sudhamshu091/32-Verilog-Mini-Projects is also tagged with popular topics, for these it's ranked: verilog (#49/251)

Other Information

sudhamshu091/32-Verilog-Mini-Projects has Github issues enabled, there is 1 open issue and 3 closed issues.

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

5 commits on the default branch (main) since jan '22

Yearly Commits

Commits to the default branch (main) per year

Issue History

Languages

The primary language is Verilog but there's also others...

updated: 2024-05-31 @ 06:44pm, id: 317919042 / R_kgDOEvMPQg