TheSUPERCD / 8bit_MicroComputer_Verilog

This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a breadboard, it has the functionalities of his computer and modelled using Verilog HDL. This project was developed as a Mini Project in Digital Systems course in my 3rd semester at IIT Palakkad.

TheSUPERCD
TheSUPERCD
Date Created 2020-01-14 (5 years ago)
Commits 27 (last one 2 years ago)
Stargazers 53 (0 this week)
Watchers 1 (0 this week)
Forks 15
License mit
Ranking

RepositoryStats indexes 631,351 repositories, of these TheSUPERCD/8bit_MicroComputer_Verilog is ranked #471,396 (25th percentile) for total stargazers, and #556,009 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #425/617.

TheSUPERCD/8bit_MicroComputer_Verilog is also tagged with popular topics, for these it's ranked: verilog (#246/307)

Star History

Github stargazers over time

606050504040303020201010002021202120222022202320232024202420252025

Watcher History

Github watchers over time, collection started in '23

2222221.51.5111111Oct '23Oct '23Nov '23Nov '23Dec '23Dec '2320242024Feb '24Feb '24Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25Mar '25Mar '25

Recent Commit History

1 commits on the default branch (master) since jan '22

1111110.50.500000020232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (master) per year

30302525202015151010550020202020202120212022202220242024

Issue History

No issues have been posted

Languages

The primary language is Verilog but there's also others...

VerilogVerilogPythonPythonAssemblyAssemblyMakefileMakefile

updated: 2025-03-07 @ 12:07am, id: 233820973 / R_kgDODe_TLQ