4 results found Sort:
- Filter by Primary Language:
- Verilog (2)
- JavaScript (1)
- TypeScript (1)
- +
CircuitVerse Primary Code Base
Created
2018-10-17
2,230 commits to master branch, last one 5 days ago
A free, open source, online digital circuit/logic designer.
Created
2017-03-22
4,300 commits to master branch, last one about a year ago
复旦大学 数字逻辑与部件设计实验 2020秋
Created
2020-08-22
91 commits to master branch, last one 3 years ago
交通大學iclab 2023 fall
Created
2024-04-06
13 commits to main branch, last one 5 months ago