1 result found Sort:

This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
Created 2013-09-21
2,357 commits to master branch, last one about a month ago