WangXuan95 / FPGA-NFC

An FPGA-based NFC (RFID) reader with a simple circuit rather than RFID chips. 用FPGA+分立器件电路搭建一个NFC(RFID)读卡器,不需要专门的RFID芯片。

Date Created 2017-07-20 (7 years ago)
Commits 18 (last one about a year ago)
Stargazers 120 (0 this week)
Watchers 4 (0 this week)
Forks 24
License gpl-3.0
Ranking

RepositoryStats indexes 616,225 repositories, of these WangXuan95/FPGA-NFC is ranked #265,928 (57th percentile) for total stargazers, and #381,844 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #203/600.

WangXuan95/FPGA-NFC is also tagged with popular topics, for these it's ranked: fpga (#229/503),  verilog (#138/299)

Other Information

WangXuan95/FPGA-NFC has Github issues enabled, there is 1 open issue and 1 closed issue.

Homepage URL: https://gitee.com/wangxuan95/FPGA-NFC

Star History

Github stargazers over time

1201201001008080606040402020002018201820192019202020202021202120222022202320232024202420252025

Watcher History

Github watchers over time, collection started in '23

5555554.54.5444444May '23May '23Jun '23Jun '23Jul '23Jul '23Aug '23Aug '23Sep '23Sep '23Oct '23Oct '23Nov '23Nov '23Dec '23Dec '2320242024Feb '24Feb '24Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25

Recent Commit History

10 commits on the default branch (main) since jan '22

101099887766554433221100Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (main) per year

88776655443322110020172017201820182019201920202020202120212022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
22221111110000Jun '23Jun '23Jul '23Jul '23Aug '23Aug '23Sep '23Sep '23Oct '23Oct '23Nov '23Nov '23Dec '23Dec '2320242024Feb '24Feb '24Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25

Languages

The primary language is Verilog but there's also others...

VerilogVerilogBatchfileBatchfile

updated: 2025-02-13 @ 03:48am, id: 97828325 / R_kgDOBdS95Q