WangXuan95 / FPGA-SATA-HBA

A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。

Date Created 2022-08-15 (2 years ago)
Commits 5 (last one about a year ago)
Stargazers 92 (0 this week)
Watchers 6 (0 this week)
Forks 30
License gpl-3.0
Ranking

RepositoryStats indexes 617,630 repositories, of these WangXuan95/FPGA-SATA-HBA is ranked #319,156 (48th percentile) for total stargazers, and #303,675 for total watchers. Github reports the primary language for this repository as SystemVerilog, for repositories using this language it is ranked #85/192.

WangXuan95/FPGA-SATA-HBA is also tagged with popular topics, for these it's ranked: fpga (#277/503),  verilog (#170/299)

Other Information

WangXuan95/FPGA-SATA-HBA has Github issues enabled, there are 2 open issues and 0 closed issues.

Homepage URL: https://gitee.com/wangxuan95/FPGA-SATA-HBA

Star History

Github stargazers over time

1001009090808070706060505040403030202010100020232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Watcher History

Github watchers over time, collection started in '23

776.56.5665.55.5554.54.54420232023Feb '23Feb '23Apr '23Apr '23Jun '23Jun '23Aug '23Aug '23Oct '23Oct '23Dec '23Dec '23Feb '24Feb '24Apr '24Apr '24Jun '24Jun '24Aug '24Aug '24Oct '24Oct '24Dec '24Dec '24Feb '25Feb '25

Recent Commit History

5 commits on the default branch (main) since jan '22

554.54.5443.53.5332.52.5221.51.5110.50.50020232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (main) per year

443.53.5332.52.5221.51.5110.50.5002022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
2222111111000020 Dec20 DecJan '25Jan '2510 Jan10 Jan20 Jan20 JanFeb '25Feb '2510 Feb10 Feb

Languages

The primary language is SystemVerilog but there's also others...

SystemVerilogSystemVerilogVerilogVerilogVHDLVHDLTclTcl

updated: 2025-02-19 @ 12:28am, id: 524988427 / R_kgDOH0qwCw