Akashtailor-exe / 30-days-of-verilog

30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills and simulate your designs. Let's code and conquer circuits!

Date Created 2023-08-30 (10 months ago)

Commits 48 (last one 9 months ago)

Stargazers 25 (0 this week)

Watchers 1 (0 this week)

Forks 2

License unknown

Ranking

RepositoryStats indexes 534,551 repositories, of these Akashtailor-exe/30-days-of-verilog is ranked #529,907 (1st percentile) for total stargazers, and #497,194 for total watchers.

Akashtailor-exe/30-days-of-verilog is also tagged with popular topics, for these it's ranked: verilog (#256/257)

All Topics

vlsi verilog rtl-coding rtl-design 30daysofcode digitalcircuit 30-days-of-code verilog-project verilog-programs digital-logic-design

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

48 commits on the default branch (main) since jan '22

Yearly Commits

Commits to the default branch (main) per year

Issue History

No issues have been posted

Languages

We don't have any language data for this repository

It's a mystery

updated: 2024-06-14 @ 05:46pm, id: 685213743 / R_kgDOKNeILw