chipsalliance / chisel

Chisel: A Modern Hardware Design Language

Date Created 2015-04-27 (9 years ago)

Commits 6,647 (last one a day ago)

Stargazers 4,232 (5 this week)

Watchers 151 (0 this week)

Forks 621

License apache-2.0

Ranking

RepositoryStats indexes 637,706 repositories, of these chipsalliance/chisel is ranked #12,049 (98th percentile) for total stargazers, and #10,411 for total watchers. Github reports the primary language for this repository as Scala, for repositories using this language it is ranked #33/2,042.

chipsalliance/chisel is also tagged with popular topics, for these it's ranked: scala (#31/1004), verilog (#3/312)

Other Information

chipsalliance/chisel has 157 open pull requests on Github, 3,057 pull requests have been merged over the lifetime of the repository.

Github issues are enabled, there are 329 open issues and 771 closed issues.

There have been 88 releases, the latest one was published on 2025-03-07 (about a month ago) with the name Chisel v6.7.0.

Homepage URL: https://www.chisel-lang.org/

All Topics

rtl scala chisel firrtl chisel3 verilog chip-generator

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

2,099 commits on the default branch (main) since jan '22

Yearly Commits

Commits to the default branch (main) per year

Issue History

Languages

The primary language is Scala but there's also others...

Opengraph Image

updated: 2025-04-11 @ 01:04am, id: 34695562 / R_kgDOAhFpig