chipsalliance / sv-tests

Test suite designed to check compliance with the SystemVerilog standard.

Date Created 2019-08-08 (5 years ago)

Commits 8,962 (last one a day ago)

Stargazers 304 (0 this week)

Watchers 19 (0 this week)

Forks 75

License isc

Ranking

RepositoryStats indexes 595,856 repositories, of these chipsalliance/sv-tests is ranked #133,375 (78th percentile) for total stargazers, and #117,069 for total watchers. Github reports the primary language for this repository as SystemVerilog, for repositories using this language it is ranked #29/178.

chipsalliance/sv-tests is also tagged with popular topics, for these it's ranked: verilog (#73/289)

Other Information

chipsalliance/sv-tests has 25 open pull requests on Github, 4,303 pull requests have been merged over the lifetime of the repository.

Github issues are enabled, there are 46 open issues and 234 closed issues.

Homepage URL: https://chipsalliance.github.io/sv-tests-results/

All Topics

hdl rtl verilog symbiflow systemverilog compliance-testing

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

6,064 commits on the default branch (master) since jan '22

Yearly Commits

Commits to the default branch (master) per year

Issue History

Languages

The primary language is SystemVerilog but there's also others...

Opengraph Image

updated: 2024-12-21 @ 01:48pm, id: 201299456 / R_kgDOC_-WAA