gupta409 / Processor-UVM-Verification

System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment

gupta409
gupta409
Date Created 2018-01-17 (7 years ago)
Commits 4 (last one 2 months ago)
Stargazers 101 (0 this week)
Watchers 3 (0 this week)
Forks 35
License unknown
Ranking

RepositoryStats indexes 631,351 repositories, of these gupta409/Processor-UVM-Verification is ranked #304,462 (52nd percentile) for total stargazers, and #417,031 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #249/617.

gupta409/Processor-UVM-Verification is also tagged with popular topics, for these it's ranked: verilog (#166/307)

Other Information

gupta409/Processor-UVM-Verification has Github issues enabled, there are 2 open issues and 3 closed issues.

Star History

Github stargazers over time

120120100100808060604040202000202020202021202120222022202320232024202420252025

Watcher History

Github watchers over time, collection started in '23

44443333332222Jan '25Jan '2510 Jan10 Jan20 Jan20 JanFeb '25Feb '2510 Feb10 Feb20 Feb20 FebMar '25Mar '2510 Mar10 Mar20 Mar20 Mar

Recent Commit History

1 commits on the default branch (master) since jan '22

1111110.50.5000000Jan '25Jan '2510 Jan10 Jan20 Jan20 JanFeb '25Feb '2510 Feb10 Feb20 Feb20 FebMar '25Mar '2510 Mar10 Mar20 Mar20 Mar

Yearly Commits

Commits to the default branch (master) per year

332.52.5221.51.5110.50.500201820182019201920202020202120212022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
554.54.5443.53.5332.52.5221.51.5110.50.500202020202021202120222022202320232024202420252025

Languages

The primary language is Verilog but there's also others...

VerilogVerilogSystemVerilogSystemVerilog

updated: 2025-03-19 @ 03:52pm, id: 117873222 / R_kgDOBwaaRg