suoglu / Fixed-Floating-Point-Adder-Multiplier

16-bit Adder Multiplier hardware on Digilent Basys 3

suoglu
suoglu
Date Created 2017-06-06 (7 years ago)
Commits 105 (last one about a year ago)
Stargazers 69 (0 this week)
Watchers 6 (0 this week)
Forks 14
License other
Ranking

RepositoryStats indexes 628,089 repositories, of these suoglu/Fixed-Floating-Point-Adder-Multiplier is ranked #393,122 (37th percentile) for total stargazers, and #288,687 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #323/609.

suoglu/Fixed-Floating-Point-Adder-Multiplier is also tagged with popular topics, for these it's ranked: fpga (#350/509),  hardware (#323/475),  verilog (#213/305)

Star History

Github stargazers over time

70706060505040403030202010100020192019202020202021202120222022202320232024202420252025

Watcher History

Github watchers over time, collection started in '23

6666665.55.555555520242024Feb '24Feb '24Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25Mar '25Mar '25

Recent Commit History

2 commits on the default branch (master) since jan '22

22221111110000Sep '23Sep '23Oct '23Oct '23Nov '23Nov '23Dec '23Dec '2320242024Feb '24Feb '24Mar '24Mar '24Apr '24Apr '24May '24May '24Jun '24Jun '24Jul '24Jul '24Aug '24Aug '24Sep '24Sep '24Oct '24Oct '24Nov '24Nov '24Dec '24Dec '2420252025Feb '25Feb '25Mar '25Mar '25

Yearly Commits

Commits to the default branch (master) per year

45454040353530302525202015151010550020172017201820182019201920202020202120212022202220242024

Issue History

No issues have been posted

Languages

The primary language is Verilog but there's also others...

VerilogVerilogTclTclPythonPython

updated: 2025-03-11 @ 12:49pm, id: 93567990 / R_kgDOBZO79g