1 result found Sort:

ollycassidy13
ReducedLUT ollycassidy13
1
25
other
1
A tool for compression of lookup tables and generation of their hardware files in Verilog for RTL designs
rtl fpga verilog compression hardware-ip lookup-table ip-generation neural-network rtl-generation table-size-reduction hardware-acceleration
Created 2024-10-17
11 commits to main branch, last one 7 days ago