viktor-prutyanov / drec-fpga-intro

Материалы для курсов "Введение в проектирование на языке Verilog" (2024+), "Введение в FPGA и Verilog" (2018-2019)

Date Created 2019-01-30 (5 years ago)

Commits 61 (last one about a month ago)

Stargazers 93 (0 this week)

Watchers 10 (0 this week)

Forks 28

License mit

Ranking

RepositoryStats indexes 595,856 repositories, of these viktor-prutyanov/drec-fpga-intro is ranked #309,094 (48th percentile) for total stargazers, and #207,845 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #244/563.

viktor-prutyanov/drec-fpga-intro is also tagged with popular topics, for these it's ranked: education (#399/639), fpga (#272/488), verilog (#163/289), risc-v (#143/268)

Other Information

Homepage URL: https://viktor-prutyanov.github.io/drec-fpga-intro/

All Topics

asic fpga vlsi risc-v verilog education

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

3 commits on the default branch (master) since jan '22

Yearly Commits

Commits to the default branch (master) per year

Issue History

Languages

The primary language is Verilog but there's also others...

Opengraph Image

updated: 2024-12-02 @ 11:16pm, id: 168395472 / R_kgDOCgmC0A