ZipCPU / wb2axip

Bus bridges and other odds and ends

ZipCPU
ZipCPU
Date Created 2016-09-21 (8 years ago)
Commits 499 (last one 2 months ago)
Stargazers 538 (3 this week)
Watchers 30 (0 this week)
Forks 109
License unknown
Ranking

RepositoryStats indexes 638,253 repositories, of these ZipCPU/wb2axip is ranked #90,440 (86th percentile) for total stargazers, and #72,414 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #46/630.

ZipCPU/wb2axip is also tagged with popular topics, for these it's ranked: fpga (#75/525)

Other Information

ZipCPU/wb2axip has 2 open pull requests on Github, 5 pull requests have been merged over the lifetime of the repository.

Github issues are enabled, there are 3 open issues and 58 closed issues.

Star History

Github stargazers over time

600600500500400400300300200200100100002018201820192019202020202021202120222022202320232024202420252025

Watcher History

Github watchers over time, collection started in '23

313130.530.5303029.529.5292928.528.5282827.527.5272726.526.5262620232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Recent Commit History

48 commits on the default branch (master) since jan '22

5050454540403535303025252020151510105500Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (master) per year

1601601401401201201001008080606040402020002016201620172017201820182019201920202020202120212022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
70706060505040403030202010100020192019202020202021202120222022202320232024202420252025

Languages

The primary language is Verilog but there's also others...

VerilogVerilogMakefileMakefileC++C++VHDLVHDLSystemVerilogSystemVerilogPerlPerlShellShell

updated: 2025-04-13 @ 12:38am, id: 68850972 / R_kgDOBBqVHA