9 results found Sort:
- Filter by Primary Language:
- Verilog (6)
- Assembly (1)
- C++ (1)
- VHDL (1)
- +
A small, light weight, RISC CPU soft core
Created
2016-09-21
817 commits to master branch, last one 5 months ago
Bus bridges and other odds and ends
Created
2016-09-21
496 commits to master branch, last one 7 days ago
A simple, basic, formally verified UART controller
Created
2016-09-21
160 commits to master branch, last one about a year ago
SD-Card controller, using either SPI, SDIO, or eMMC interfaces
Created
2016-09-21
273 commits to master branch, last one 26 days ago
A utility for Composing FPGA designs from Peripherals
Created
2017-03-29
304 commits to master branch, last one about a month ago
An Open Source configuration of the Arty platform
Created
2016-09-26
398 commits to master branch, last one 4 years ago
Simple UART controller for FPGA written in VHDL
Created
2015-07-24
62 commits to master branch, last one 3 years ago
A wishbone controlled scope for FPGA's
Created
2016-09-21
50 commits to master branch, last one about a year ago
A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
Created
2016-02-20
151 commits to develop branch, last one about a month ago