jakubcabal / uart-for-fpga

Simple UART controller for FPGA written in VHDL

jakubcabal
jakubcabal
Date Created 2015-07-24 (9 years ago)
Commits 62 (last one 3 years ago)
Stargazers 91 (0 this week)
Watchers 11 (0 this week)
Forks 27
License mit
Ranking

RepositoryStats indexes 584,777 repositories, of these jakubcabal/uart-for-fpga is ranked #309,575 (47th percentile) for total stargazers, and #191,147 for total watchers. Github reports the primary language for this repository as VHDL, for repositories using this language it is ranked #78/177.

jakubcabal/uart-for-fpga is also tagged with popular topics, for these it's ranked: simulation (#579/1005),  fpga (#272/478)

Other Information

jakubcabal/uart-for-fpga has Github issues enabled, there is 1 open issue and 2 closed issues.

There have been 4 releases, the latest one was published on 2021-04-10 (3 years ago) with the name Simple UART for FPGA v1.3.

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

0 commits on the default branch (master) since jan '22

Inactive

No recent commits to this repository

Yearly Commits

Commits to the default branch (master) per year

Issue History

Languages

The primary language is VHDL but there's also others...

updated: 2024-11-05 @ 10:04am, id: 39646455 / R_kgDOAlz09w