Statistics for language Bluespec
RepositoryStats tracks 589,679 Github repositories, of these 7 are reported to use a primary language of Bluespec.
Most starred repositories for language Bluespec (view more)
Trending repositories for language Bluespec (view more)
一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。
一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。
一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。
PCIe library for the Xilinx 7 series FPGAs in the Bluespec language
MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance