4 results found Sort:
- Filter by Primary Language:
- Verilog (2)
- Rust (1)
- Swift (1)
- +
A complete open-source design-for-testing (DFT) Solution
Created
2019-06-08
214 commits to main branch, last one 3 months ago
FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
Created
2022-10-02
130 commits to main branch, last one about a year ago
Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.
Created
2013-04-30
2 commits to master branch, last one 8 months ago
Logic circuit analysis and optimization
Created
2023-06-06
230 commits to main branch, last one 3 months ago