zslwyuan / Basic-SIMD-Processor-Verilog-Tutorial

Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit.

Date Created 2018-10-31 (6 years ago)
Commits 10 (last one 2 years ago)
Stargazers 128 (0 this week)
Watchers 6 (0 this week)
Forks 33
License gpl-3.0
Ranking

RepositoryStats indexes 618,350 repositories, of these zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial is ranked #254,867 (59th percentile) for total stargazers, and #303,826 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #190/601.

zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial is also tagged with popular topics, for these it's ranked: verilog (#135/299),  cpu (#161/295),  simd (#130/223)

Other Information

zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial has Github issues enabled, there are 3 open issues and 0 closed issues.

Star History

Github stargazers over time

140140120120100100808060604040202000202020202021202120222022202320232024202420252025

Watcher History

Github watchers over time, collection started in '23

7777666666555520232023Feb '23Feb '23Apr '23Apr '23Jun '23Jun '23Aug '23Aug '23Oct '23Oct '23Dec '23Dec '23Feb '24Feb '24Apr '24Apr '24Jun '24Jun '24Aug '24Aug '24Oct '24Oct '24Dec '24Dec '24Feb '25Feb '25

Recent Commit History

2 commits on the default branch (master) since jan '22

2222111111000020232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (master) per year

887766554433221100201820182019201920202020202120212022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
332.52.5221.51.5110.50.5002021202120222022202320232024202420252025

Languages

The only known language in this repository is Verilog

VerilogVerilog

updated: 2025-02-05 @ 10:12am, id: 155564755 / R_kgDOCUW60w