Search Results - RepositoryStats

2 results found Sort:

270

1.9k

bsd-3-clause

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

cpu rtl core fpga riscv rv32e rv32i risc-v verilog softcore processor processor-design

Created 2018-08-19

282 commits to master branch, last one 7 days ago

267

789

other

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

ip rtl core riscv rv32e rv32i risc-v rv32emc rv32imc verilog

Created 2017-05-09

65 commits to master branch, last one 25 days ago